IEEE Circuits and Systems Magazine - Q1 2018 - 43

Pramod K. Varshney (S'72-M'77-SM'82F'97) was born in Allahabad, India. He
received the B.S. degree in electrical
eng ineering and computer science
(with highest hons.), and the M.S. and
Ph.D. degrees in electrical engineering
from the University of Illinois at Urbana-Champaign,
USA, in 1972, 1974, and 1976, respectively. Since 1976,
he has been with Syracuse University, Syracuse, NY,
USA, where he is currently a Distinguished Professor of
electrical engineering and computer science and the Director of CASE: Center for Advanced Systems and Engineering. He is also an Adjunct Professor of radiology at
Upstate Medical University, Syracuse. His current research interests include distributed sensor networks and
data fusion, detection and estimation theory, wireless
communications, image processing, radar signal processing, and remote sensing. He is the author of Distributed Detection and Data Fusion (New York, NY, USA:
Springer-Verlag, 1997). Dr. Varshney was a James Scholar,
a Bronze Tablet Senior, and a Fellow while at the University of Illinois. He is a Member of Tau Beta Pi. He received
the 1981 ASEE Dow Outstanding Young Faculty Award.
He was elected to the grade of Fellow of the IEEE in 1997
for his contributions in the area of distributed detection
and data fusion. He was the Guest Editor of the Special
Issue on Data Fusion of the IEEE Proceedings January
1997. In 2000, he received the Third Millennium Medal
from the IEEE and Chancellors Citation for exceptional
academic achievement at Syracuse University. He received the IEEE 2012 Judith A. Resnik Award, an honorary Doctor of Engineering degree from Drexel University
in 2014, and the ECE Distinguished Alumni Award from
UIUC in 2015. He is on the Editorial Boards of the Journal
on Advances in Information Fusion and IEEE Signal Processing Magazine. He was the President of International
Society of Information Fusion during 2001.
References
[1] L. Chua, "Memristor: The missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
[2] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008.
[3] R. Kozma, R. E. Pino, and G. E. Pazienza, "Are memristors the future
of AI?" in Advances in Neuromorphic Memristor Science and Applications.
New York: Springer, 2012, pp. 9-14.
[4] S. Hamdioui, S. Kvatinsky, G. Cauwenberghs, L. Xie, N. Wald, S. Joshi,
H. M. Elsayed, H. Corporaal, and K. Bertels, "Memristor for computing:
Myth or reality?" in Proc. IEEE Design, Automation and Test Europe Conf.
and Exhibition, 2017, pp. 722-731.
[5] M. Hu, H. Li, Q. Wu, G. S. Rose, and Y. Chen, "Memristor crossbar
based hardware realization of BSB recall function," in Proc. Int. Joint
Conf. Neural Networks, June 2012, pp. 1-7.
[6] I. Richter, K. Pas, X. Guo, R. Patel, J. Liu, E. Ipek, and E. G. Friedman,
"Memristive accelerator for extreme scale linear solvers," in Proc. Government Microcircuit Applications and Critical Technology Conf., 2015.
[7] A. Ren, S. Liu, R. Cai, W. Wen, P. K. Varshney, and Y. Wang, "Algorithm-hardware co-optimization of the memristor-based framework for
first quarter 2018

solving SOCP and homogeneous QCQP problems," in Proc. 22nd IEEE
Asia and South Pacific Design Automation Conf., 2017, pp. 788-793.
[8] R. Cai, A. Ren, Y. Wang, S. Soundarajan, Q. Qiu, B. Yuan, and P. Bogdan, "A low-computation-complexity, energy-efficient, and high-performance linear program solver using memristor crossbars," in Proc. 29th
IEEE Int. System-on-Chip Conf., 2016, pp. 317-322.
[9] C. D. Schuman, T. E. Potok, R. M. Patton, J. D. Birdwell, M. E. Dean,
G. S. Rose, and J. S. Plank, "A survey of neuromorphic computing and
neural networks in hardware," arXiv Preprint, arXiv:1705.06963, 2017.
[10] X. Liu, M. Mao, B. Liu, H. Li, Y. Chen, B. Li, Y Wang, H. Jiang, M. Barnell, Q. Wu, and J. Yang, "Reno: A high-efficient reconfigurable neuromorphic computing accelerator design," in Proc. 52nd ACM/EDAC/IEEE
Design Automation Conf., 2015, pp. 1-6.
[11] Y. LeCun, Y. Bengio, and G. Hinton, "Deep learning," Nature, vol. 521,
no. 7553, pp. 436-444, 2015.
[12] R. Hasan and T. M. Taha, "Memristor crossbar based unsupervised
training," in Proc. Nat. Aerospace Electronics Conf., June 2015, pp. 327-332.
[13] R. Hasan, T. Taha, and M. Z. Alom. (2016). A reconfigurable low
power high throughput streaming architecture for big data processing,
arXiv Preprint. [Online]. Available: https://arxiv.org/abs/1603.07400
[14] R. Hasan, T. M. Taha, and C. Yakopcic, "On-chip training of memristor crossbar based multi-layer neural networks," Microelectron. J., vol.
66, pp. 31-40, 2017.
[15] T. Gokmen and Y. Vlasov, "Acceleration of deep neural network
training with resistive cross-point devices: design considerations,"
Frontiers Neurosci., vol. 10, 2016.
[16] S. Agarwal, S. J. Plimpton, D. R. Hughart, A. H. Hsia, I. Richter, J. A.
Cox, C. D. James, and M. J. Marinella, "Resistive memory device requirements for a neural algorithm accelerator," in Proc. IEEE Int. Joint Conf.
Neural Networks, 2016, pp. 929-938.
[17] B. Li, Y. Wang, Y. Wang, Y. Chen, and H. Yang, "Training itself:
Mixed-signal training acceleration for memristor-based neural network," in Proc. 19th Asia and South Pacific Design Automation Conf., 2014,
pp. 361-366.
[18] D. Soudry, D. Di Castro, A. Gal, A. Kolodny, and S. Kvatinsky, "Memristor-based multilayer neural networks with online gradient descent
training," IEEE Trans. Neural Netw. Learn. Syst., vol. 26, no. 10, pp. 2408-
2421, 2015.
[19] C. Yakopcic, R. Hasan, and T. M. Taha, "Flexible memristor based
neuromorphic system for implementing multi-layer neural network algorithms," Int. J. Parallel Emergent Distrib. Syst., pp. 1-22, 2017.
[20] X. Liu, M. Mao, B. Liu, B. Li, Y. Wang, H. Jiang, M. Barnell, Q. Wu, J.
Yang, H. Li, and Y. Chen, "Harmonica: A framework of heterogeneous
computing systems with memristor-based neuromorphic computing
accelerators," IEEE Trans. Circuits Syst., vol. 63, no. 5, pp. 617-628, 2016.
[21] Y. Wang, W. Wen, B. Liu, D. Chiarulli, and H. H. Li, "Group scissor:
Scaling neuromorphic computing design to large neural networks," in
Proc. 54th Annu. Design Automation Conf., 2017, p. 85.
[22] L. Ni, Z. Liu, H. Yu, and R. Joshi, "An energy-efficient digital reramcrossbar based CNN with bitwise parallelism," IEEE J. Exploratory SolidState Comput. Devices Circuits, 2017.
[23] L. Deng and D. Yu, "Deep learning: Methods and applications,"
Found. Trends Signal Process., vol. 7, no. 3-4, pp. 197-387, 2014.
[24] P. M. Sheridan, F. Cai, C. Du, W. Ma, Z. Zhang, and W. D. Lu, "Sparse
coding with memristor networks," Nature Nanotechnol., 2017.
[25] S. Yu and Y. Cao, "On-chip sparse learning with resistive crosspoint array architecture," in Proc. 25th Ed. Great Lakes Symp. Very Large
Scale Integration, 2015, pp. 195-197.
[26] J.-S. Seo, B. Lin, M. Kim, P.-Y. Chen, D. Kadetotad, Z. Xu, A. Mohanty,
S. Vrudhula, S. Yu, J. Ye, and Y. Cao, "On-chip sparse learning acceleration with CMOS and resistive synaptic devices," IEEE Trans. Nanotechnol., vol. 14, no. 6, pp. 969-979, 2015.
[27] P.-Y. Chen, B. Lin, I.-T. Wang, T.-H. Hou, J. Ye, S. Vrudhula, J.-S. Seo,
Y. Cao, and S. Yu, "Mitigating effects of non-ideal synaptic device characteristics for on-chip learning," in Proc. IEEE/ACM Int. Conf. ComputerAided Design, 2015, pp. 194-199.
[28] P. Y. Chen, D. Kadetotad, Z. Xu, A. Mohanty, B. Lin, J. Ye, S. Vrudhula, J. S. Seo, Y. Cao, and S. Yu, "Technology-design co-optimization
of resistive cross-point array for accelerating learning algorithms on
chip," in Proc. Design, Automation Test Europe Conf. Exhibition, Mar.
2015, pp. 854-859.
[29] D. Kadetotad, Z. Xu, A. Mohanty, P.-Y. Chen, B. Lin, J. Ye, S. Vrudhula,
S. Yu, Y. Cao, and J. Seo, "Neurophysics-inspired parallel architecture
ieee circuits and systems magazine

43


https://www.arxiv.org/abs/1603.07400

Table of Contents for the Digital Edition of IEEE Circuits and Systems Magazine - Q1 2018

Contents
IEEE Circuits and Systems Magazine - Q1 2018 - Cover1
IEEE Circuits and Systems Magazine - Q1 2018 - Cover2
IEEE Circuits and Systems Magazine - Q1 2018 - Contents
IEEE Circuits and Systems Magazine - Q1 2018 - 2
IEEE Circuits and Systems Magazine - Q1 2018 - 3
IEEE Circuits and Systems Magazine - Q1 2018 - 4
IEEE Circuits and Systems Magazine - Q1 2018 - 5
IEEE Circuits and Systems Magazine - Q1 2018 - 6
IEEE Circuits and Systems Magazine - Q1 2018 - 7
IEEE Circuits and Systems Magazine - Q1 2018 - 8
IEEE Circuits and Systems Magazine - Q1 2018 - 9
IEEE Circuits and Systems Magazine - Q1 2018 - 10
IEEE Circuits and Systems Magazine - Q1 2018 - 11
IEEE Circuits and Systems Magazine - Q1 2018 - 12
IEEE Circuits and Systems Magazine - Q1 2018 - 13
IEEE Circuits and Systems Magazine - Q1 2018 - 14
IEEE Circuits and Systems Magazine - Q1 2018 - 15
IEEE Circuits and Systems Magazine - Q1 2018 - 16
IEEE Circuits and Systems Magazine - Q1 2018 - 17
IEEE Circuits and Systems Magazine - Q1 2018 - 18
IEEE Circuits and Systems Magazine - Q1 2018 - 19
IEEE Circuits and Systems Magazine - Q1 2018 - 20
IEEE Circuits and Systems Magazine - Q1 2018 - 21
IEEE Circuits and Systems Magazine - Q1 2018 - 22
IEEE Circuits and Systems Magazine - Q1 2018 - 23
IEEE Circuits and Systems Magazine - Q1 2018 - 24
IEEE Circuits and Systems Magazine - Q1 2018 - 25
IEEE Circuits and Systems Magazine - Q1 2018 - 26
IEEE Circuits and Systems Magazine - Q1 2018 - 27
IEEE Circuits and Systems Magazine - Q1 2018 - 28
IEEE Circuits and Systems Magazine - Q1 2018 - 29
IEEE Circuits and Systems Magazine - Q1 2018 - 30
IEEE Circuits and Systems Magazine - Q1 2018 - 31
IEEE Circuits and Systems Magazine - Q1 2018 - 32
IEEE Circuits and Systems Magazine - Q1 2018 - 33
IEEE Circuits and Systems Magazine - Q1 2018 - 34
IEEE Circuits and Systems Magazine - Q1 2018 - 35
IEEE Circuits and Systems Magazine - Q1 2018 - 36
IEEE Circuits and Systems Magazine - Q1 2018 - 37
IEEE Circuits and Systems Magazine - Q1 2018 - 38
IEEE Circuits and Systems Magazine - Q1 2018 - 39
IEEE Circuits and Systems Magazine - Q1 2018 - 40
IEEE Circuits and Systems Magazine - Q1 2018 - 41
IEEE Circuits and Systems Magazine - Q1 2018 - 42
IEEE Circuits and Systems Magazine - Q1 2018 - 43
IEEE Circuits and Systems Magazine - Q1 2018 - 44
IEEE Circuits and Systems Magazine - Q1 2018 - Cover3
IEEE Circuits and Systems Magazine - Q1 2018 - Cover4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021Q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q1
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q4
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q3
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q2
https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q1
https://www.nxtbookmedia.com