Printed Circuit Design & Fab - July 2008 - (Page 48) BGA Routing BGA Fanout Patterns by PCB region Routing high pin count BGAs contributes to increased layer count, but maximizing route density by region using blind and buried vias can reverse the trend. THIS ARTICLE PRESENTS a new concept in applying different types of fanout patterns for BGAs by specific region. The figures in this article show the overall CHARLES view of the BGA and PFEIL the regions, along with detailed views of the fanout pattern in each region. The reason for using regions is to get the most effective fanout patterns based on the available via spans and layer stackup. The idea is to fan out with layer 1:2 and 1:3 blind vias around the perimeter of the BGA using an aligned-via pattern (described in detail in previous articles) thus effectively reducing the size of the BGA that must be routed using buried or through-vias. This technique can be applied when blind and buried vias are available. The exact pattern used in each region will likely vary depending on the balance of the route density, signal, and power integrity requirements. The fanout patterns and the regions in this example focus on maximizing the route density. We will look various patterns based on the stackup and via spans in FIGURE 1 and demonstrate how variable depth microvias can be used. Region 1 comprises the outer rows. The number of rows will vary from 4 to 6, depending on the design rules. As shown in FIGURE 2, this region uses a 1:2 microvia with the intent of routing the traces on Layer 2 at maximum route density. This pattern can be varied by moving the via closer to the ball pad and changing the angle, so that the via spacing exceeds the minimum. If you do this, the route density will decrease; however, you may increase room for plane fill and reduce potential crosstalk between the vias. Region 2 includes all the inside rows. Once the outer rows of BGA pins are routed using the 1:2 micro-vias, the next 4 to 6 rows should use the 1:3 skip-vias, with the intent of routing the traces on Layer 3 at maximum route density, as shown in FIGURE 3. Using the skip-via allows a connection from Layer 1 to Layer 3 without a pad on Layer 2. This pattern can also be varied by moving the via closer to the ball pad and changing the angle so that via spacing exceeds the minimum. Region 3 is the transition between the inside rows (Region 2) and the center rows (Region 4). Since the patterns between Regions 2 and 4 will usually conflict and cause DRC violations, a transition area is appropriate. FIGURE 4 shows a useful pattern for the transition area. A 1:2 or 1:3 via can be used in the transition area depending on your routing strategy. In this example, the pattern is a simple orthogonal short dog-bone. Other angles may be used depending on the via size used. Region 4 is the center. The center rows are those left over after other regions have been defined. Usually, the center of the BGA has power and ground pins, and thus putting the through vias in a standard dog-bone pattern as shown in FIGURE 5 makes sense. Note that the vias are not located in the exact center of the ball pad matrix – this allows for a greater ground plane fill on Layer 1. Continued on p. 47 FIGURE 1. Ipc type ii hdi construction. FIGURE 3. Region 1 via pattern. FIGURE 5. Region 3 via pattern. FIGURE 2. BGA regions. 48 FIGURE 4. Region 2 via pattern. FIGURE 6. Routing in the diagonal region. JULY 2008 PRINTED CIRCUIT DESIGN & FAB
Table of Contents Feed for the Digital Edition of Printed Circuit Design & Fab - July 2008 Printed Circuit Design & Fab - July 2008 Printed Circuit Design & Fab - July 2008 - (Page Cover1) Printed Circuit Design & Fab - July 2008 - (Page Cover2) Printed Circuit Design & Fab - July 2008 - (Page 1) Printed Circuit Design & Fab - July 2008 - (Page 2) Printed Circuit Design & Fab - July 2008 - (Page 3) Printed Circuit Design & Fab - July 2008 - (Page 4) Printed Circuit Design & Fab - July 2008 - (Page 5) Printed Circuit Design & Fab - July 2008 - (Page 6) Printed Circuit Design & Fab - July 2008 - (Page 7) Printed Circuit Design & Fab - July 2008 - (Page 8) Printed Circuit Design & Fab - July 2008 - (Page 9) Printed Circuit Design & Fab - July 2008 - (Page 10) Printed Circuit Design & Fab - July 2008 - (Page 11) Printed Circuit Design & Fab - July 2008 - (Page 12) Printed Circuit Design & Fab - July 2008 - (Page 13) Printed Circuit Design & Fab - July 2008 - (Page 14) Printed Circuit Design & Fab - July 2008 - (Page 15) Printed Circuit Design & Fab - July 2008 - (Page 16) Printed Circuit Design & Fab - July 2008 - (Page W1) Printed Circuit Design & Fab - July 2008 - (Page W2) Printed Circuit Design & Fab - July 2008 - (Page W3) Printed Circuit Design & Fab - July 2008 - (Page W4) Printed Circuit Design & Fab - July 2008 - (Page W5) Printed Circuit Design & Fab - July 2008 - (Page W6) Printed Circuit Design & Fab - July 2008 - (Page W7) Printed Circuit Design & Fab - July 2008 - (Page W8) Printed Circuit Design & Fab - July 2008 - (Page W9) Printed Circuit Design & Fab - July 2008 - (Page W10) Printed Circuit Design & Fab - July 2008 - (Page W11) Printed Circuit Design & Fab - July 2008 - (Page W12) Printed Circuit Design & Fab - July 2008 - (Page W13) Printed Circuit Design & Fab - July 2008 - (Page W14) Printed Circuit Design & Fab - July 2008 - (Page W15) Printed Circuit Design & Fab - July 2008 - (Page W16) Printed Circuit Design & Fab - July 2008 - (Page 17) Printed Circuit Design & Fab - July 2008 - (Page 18) Printed Circuit Design & Fab - July 2008 - (Page 19) Printed Circuit Design & Fab - July 2008 - (Page 20) Printed Circuit Design & Fab - July 2008 - (Page 21) Printed Circuit Design & Fab - July 2008 - (Page 22) Printed Circuit Design & Fab - July 2008 - (Page 23) Printed Circuit Design & Fab - July 2008 - (Page 24) Printed Circuit Design & Fab - July 2008 - (Page 25) Printed Circuit Design & Fab - July 2008 - (Page 26) Printed Circuit Design & Fab - July 2008 - (Page 27) Printed Circuit Design & Fab - July 2008 - (Page 28) Printed Circuit Design & Fab - July 2008 - (Page 29) Printed Circuit Design & Fab - July 2008 - (Page 30) Printed Circuit Design & Fab - July 2008 - (Page 31) Printed Circuit Design & Fab - July 2008 - (Page 32) Printed Circuit Design & Fab - July 2008 - (Page 33) Printed Circuit Design & Fab - July 2008 - (Page 34) Printed Circuit Design & Fab - July 2008 - (Page 35) Printed Circuit Design & Fab - July 2008 - (Page 36) Printed Circuit Design & Fab - July 2008 - (Page 37) Printed Circuit Design & Fab - July 2008 - (Page 38) Printed Circuit Design & Fab - July 2008 - (Page 39) Printed Circuit Design & Fab - July 2008 - (Page 40) Printed Circuit Design & Fab - July 2008 - (Page 41) Printed Circuit Design & Fab - July 2008 - (Page 42) Printed Circuit Design & Fab - July 2008 - (Page 43) Printed Circuit Design & Fab - July 2008 - (Page 44) Printed Circuit Design & Fab - July 2008 - (Page 45) Printed Circuit Design & Fab - July 2008 - (Page 46) Printed Circuit Design & Fab - July 2008 - (Page 47) Printed Circuit Design & Fab - July 2008 - (Page 48) Printed Circuit Design & Fab - July 2008 - (Page Cover3) Printed Circuit Design & Fab - July 2008 - (Page Cover4)
For optimal viewing of this digital publication, please enable JavaScript and then refresh the page. If you would like to try to load the digital publication without using Flash Player detection, please click here.