[7] D. J. Goodman and M. J. Carey, "Nine digital filters for decimation and interpolation," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-25, no. 2, pp. 121-126, Apr. 1977. [8] T. Raita-aho, T. Saramaki, and O. Vainio, "A digital filter chip for ECG signal processing," IEEE Trans. Instrum. Meas., vol. 43, no. 4, pp. 644-649, Aug. 1994. [9] Analog devices dual 12-/14-/16-bit, 1GSPS, digital-to-analog converters. [Online]. Available: http://www.analog.com/static/imported-files/ data_sheets/AD9776A_AD9778A_AD9779A.pdf [10] Texas Instruments 16-bit, 800MSPS, dual-channel digital-to-analog converter with integrated 2x-8x interpolation filters. [Online]. Available: http://www.ti.com/lit/ds/symlink/dac5689.pdf [11] E. Y. Remez, "General computational methods of Chebyshev approximation," Atomic Energy Translation 4491, 1957. [12] T. W. Parks and J. H. McClellan, "Chebyshev approximation for nonrecursive digital filters with linear phase," IEEE Trans. Circuit Theory, vol. CT-19, pp. 189-194, Mar. 1972. [13] J. H. McClellan, T. W. Parks, and L. R. Rabiner, "A computer program for designing optimum FIR linear phase digital filters," IEEE Trans. Audio Electroacoust., vol. AU-21, pp. 506-526, Dec. 1973. [14] C. E. Shannon, "A mathematical theory of communication," Bell Syst. Tech. J., vol. 27, pp. 379-423 and 623-656, July-Oct. 1948. [15] C. E. Shannon, "Communications in the presence of noise," Proc. IRE, vol. 37, no. 1, pp. 10-21, Jan. 1949. [16] R. V. L. Hartley, "The transmission of information," Bell Syst. Tech. J., no. 3, pp. 535-564, July 1928. [17] R. Gallager, Information Theory and Reliable Communication. New York: Wiley, 1968. [18] J. W. Adams and A. N. Willson, Jr., "A new approach to FIR digital filters with fewer multipliers and reduced sensitivity," IEEE Trans. Circuits Syst., vol. CAS-30, no. 5, pp. 277-283, May 1983. [19] J. W. Adams and A. N. Willson, Jr., "Some efficient digital prefilter structures," IEEE Trans. Circuits Syst., vol. CAS-31, no. 3, pp. 260-266, Mar. 1984. [20] P. P. Vaidyanathan and G. Beitman, "On prefilters for digital FIR filter design," IEEE Trans. Circuits Syst., vol. CAS-32, no. 5, pp. 494-499, May 1985. [21] Y. Lian and Y. C. Lim, "New prefilter structure for designing FIR filters," Electron. Lett., vol. 29, no. 11, pp. 1034-1036, 1993. [22] J. C. E. Cabezas and P. S. R. Diniz, "FIR filters using interpolated prefilters and equalizers," IEEE Trans. Circuits Syst., vol. 37, no. 1, pp. 17-23, Jan. 1990. [23] R. R. Shively, "On multistage FIR filters with decimation," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-23, no. 4, pp. 353- 357, Aug. 1975. [24] Y. Neuvo, D. Cheng-Yu "Interpolated finite impulse response filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, no. 3, pp. 563-570, June 1984. [25] Y. C. Lim, "Frequency-response masking approach for the synthesis of sharp linear phase digital filters," IEEE Trans. Circuits Syst., vol. CAS-33, no. 4, pp. 357-364, Apr. 1986. [26] T. Saramaki, Y. Neuvo, and S. K. Mitra, "Design of computationally efficient interpolated FIR filters," IEEE Trans. Circuits Syst., vol. CAS-35, no. 1, pp. 70-87, Jan. 1988. [27] R. Yang, B. Liu, and Y. C. Lim, "A new structure of sharp transition FIR filters using frequency-response masking," IEEE Trans. Circuits Syst., vol. CAS-35, no. 8, pp. 955-966, Aug. 1988. [28] Y. C. Lim and Y. Lian, "The optimum design of one- and two-dimensional FIR filters using the frequency response masking technique," IEEE Trans. Circuits Syst. II, vol. 40, no. 2, pp. 88-95, Feb. 1993. [29] Y. C. Lim and Y. Lian, "Frequency-response masking approach for digital filter design: Complexity reduction via masking filter factorization," IEEE Trans. Circuits Syst. II, vol. 41, no. 8, pp. 518-525, Aug. 1994. [30] A. Mehrnia and A. N. Willson, Jr., "On optimal IFIR filter design," in Proc. IEEE Int. Symp. Circuits Syst., May 2004, vol. 3, pp. 133-136. [31] Y. C. Lim and R. Yang, "On the synthesis of very sharp decimators and interpolators using the frequency-response masking technique," IEEE Trans. Signal Processing, vol. 53, no. 4, pp. 1387-1397, Apr. 2005. [32] Y. C. Lim, Y. J. Yu, K. L. Teo, and T. Saramaki, "FRM-based FIR filters with optimum finite word-length performance," IEEE Trans. Signal Processing, vol. 55, no. 6, pp. 2914-2924, June 2007. [33] "TSMC 0.18μm process 1.8-volt SAGE-XTM," in Standard Cell Library Databook, 4th ed. Sunnyvale, CA: Artisan Components Inc., Sept. 2003. [34] M. Faust and C. H. Chang, "Optimization of structural adders in fixed coefficient transposed direct form FIR filters," in Proc. IEEE Int. Symp. Circuits Systems, May 2009, pp. 2185-2188. 28 IEEE cIrcuIts ANd systEMs MAgAzINE [35] S. K. Mitra, Digital Signal Processing, 4th ed. New York: McGrawHill, 2010. [36] A. Mehrnia, S. Hsu, and B. Daneshrad, "Minimum word-length requirements for MIMO-OFDM," in Proc. IEEE Global Telecom. Conf., Dec. 2003, vol. 2, pp. 600-604. [37] M. Faust and C.-H. Chang, "Low error bit width reduction for structural adders of FIR filters," in Proc. 20th European Conf. Circuit Theory and Design, Aug. 2011, pp. 713-716. [38] A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, vol. 42, no. 9, pp. 569-577, Sept. 1995. [39] M. Martinez-Peiro, E. I. Boemo, and L. Wanhammar, "Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm," IEEE Trans. Circuits Syst. II, vol. 49, no. 3, pp. 196-203, Mar. 2002. [40] O. Gustafsson, "Lower bounds for constant multiplication problems," IEEE Trans. Circuits Syst. II, vol. 54, no. 11, pp. 974-978, Nov. 2007. [41] J. F. Kaiser, "Nonrecursive digital filter design using the I0-sinh window function," in Proc. IEEE Int. Symp. Circuits Syst., Apr. 1974, pp. 20-23. [42] F. Mintzer and B. Liu, "An estimate of the order of an optimal FIR band-pass digital filter," in Proc. IEEE Int. Conf. Acoustics, Speech and Signal Processing, Apr. 1978, pp. 483-486. [43] R. L. Rabiner and O. Herrmann, "The predictability of certain optimum finite-impulse-response digital filters," IEEE Trans. Circuit Theory, vol. CT-20, no. 4, pp. 401-408, July 1973. [44] O. Herrmann, L. R. Rabiner, and D. Chan, "Practical design rules for optimum FIR low-pass digital filters," Bell Syst. Tech. J., vol. 52, pp. 769-799, July-Aug. 1973. [45] H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044-1047, July 1989. [46] A. Mehrnia and A. N. Willson, Jr., "Optimal factoring of FIR filters," IEEE Trans. Signal Processing, vol. 63, no. 3, pp. 647-661, Feb. 2015. [47] A. Mehrnia and A. N. Willson, Jr., "FIR filter design via extended optimal factoring," IEEE Trans. Signal Processing, vol. 64, no. 4, pp. 1061-1075, Feb. 2016. [48] A. Mehrnia and A. N. Willson, Jr., "Further desensitized FIR halfband filters," IEEE Trans. Circuits Syst. I, vol. 62, no. 7, pp. 1815-1824, July 2015. [49] Y. J. Yu and Y. C. Lim, "Design of linear phase FIR filters in subexpression space using mixed integer linear programming," IEEE Trans. Circuits Syst. I, vol. 54, no. 10, pp. 2330-2338, Oct. 2007. [50] D. Shi and Y. J. Yu, "Design of linear phase FIR filters with high probability of achieving minimum number of adders," IEEE Trans. Circuits Syst. I, vol. 58, no. 1, pp. 126-136, Jan. 2011. [51] D. Shi and Y. J. Yu, "Design of discrete-valued linear phase FIR filters in cascade form," IEEE Trans. Circuits Syst. I, vol. 58, no. 7, pp. 1627-1636, July 2011. [52] W. B. Ye and Y. J. Yu, "Single-stage and cascade design of high order multiplierless linear phase FIR filters using genetic algorithm," IEEE Trans. Circuits Syst. I, vol. 60, no. 11, pp. 2987-2997, Nov. 2013. [53] M. Aktan, A. Yurdakul, and G. Dündar, "An algorithm for the design of low-power hardware-efficient FIR filters," IEEE Trans. Circuits Syst. I, vol. 55, no. 6, pp. 1536-1545, July 2008. [54] C.-Y. Yao and C.-J. Chien, "A partial MILP algorithm for the design of linear phase FIR filters with SPT coefficients," IEICE Trans. Fundam., vol. E85-A, pp. 2302-2310, Oct. 2002. [55] C.-Y. Yao, H. H. Chen, C.-Y. Chien, and C.-T. Hsu, "A high-level synthesis procedure for linear-phase fixed-point FIR filters with SPT coefficients," Int. J. Elect. Eng., vol. 12, no. 1, pp. 75-84, 2005. [56] Y. C. Lim and S. R. Parker, "Discrete coefficient FIR digital filter design based upon an LMS criteria," IEEE Trans. Circuits Syst., vol. CAS-30, no. 10, pp. 723-739, Oct. 1983. [57] A. Mehrnia and A. N. Willson, Jr., "FIR filter design using optimal factoring: A walkthrough and summary of benefits," IEEE Circuits Syst. Mag., vol. 16, no. 1, pp. 8-21, Feb. 2016. [58] A. Mehrnia and A. N. Willson, Jr., "Optimally-factored IFIR filters," to be published in Springer Journal: Circuits, Systems and Signal Processing. [59] C. Chen and A. N. Willson, Jr., "A trellis search algorithm for the design of FIR filters with signed-powers-of-two coefficients," IEEE Trans. Circuits Syst. II, vol. 46, no. 1, pp. 29-39, Jan. 1999. [60] D. Li, J. Song, and Y. C. Lim, "A polynomial-time algorithm for designing digital filters with power-of-two coefficients," in Proc. IEEE Int. Symp. Circuits Syst., Chicago, IL, May 1993, vol. 1, pp. 84-87. [61] V. E. DeBrunner, L. S. DeBrunner, S. Coone, and X. Hu, "Using entropy to build efficient FIR digital filters," in Proc. IEEE Digital Signal Processing Workshop, Aug. 2004, pp. 97-101. fIrst quArtEr 2018http://www.analog.com/static/imported-files/data_sheets/AD9776A_AD9778A_AD9779A.pdf http://www.analog.com/static/imported-files/data_sheets/AD9776A_AD9778A_AD9779A.pdf http://www.ti.com/lit/ds/symlink/dac5689.pdf

IEEE Circuits and Systems Magazine - Q1 2018 - Cover1

IEEE Circuits and Systems Magazine - Q1 2018 - Cover2

IEEE Circuits and Systems Magazine - Q1 2018 - Contents

IEEE Circuits and Systems Magazine - Q1 2018 - 2

IEEE Circuits and Systems Magazine - Q1 2018 - 3

IEEE Circuits and Systems Magazine - Q1 2018 - 4

IEEE Circuits and Systems Magazine - Q1 2018 - 5

IEEE Circuits and Systems Magazine - Q1 2018 - 6

IEEE Circuits and Systems Magazine - Q1 2018 - 7

IEEE Circuits and Systems Magazine - Q1 2018 - 8

IEEE Circuits and Systems Magazine - Q1 2018 - 9

IEEE Circuits and Systems Magazine - Q1 2018 - 10

IEEE Circuits and Systems Magazine - Q1 2018 - 11

IEEE Circuits and Systems Magazine - Q1 2018 - 12

IEEE Circuits and Systems Magazine - Q1 2018 - 13

IEEE Circuits and Systems Magazine - Q1 2018 - 14

IEEE Circuits and Systems Magazine - Q1 2018 - 15

IEEE Circuits and Systems Magazine - Q1 2018 - 16

IEEE Circuits and Systems Magazine - Q1 2018 - 17

IEEE Circuits and Systems Magazine - Q1 2018 - 18

IEEE Circuits and Systems Magazine - Q1 2018 - 19

IEEE Circuits and Systems Magazine - Q1 2018 - 20

IEEE Circuits and Systems Magazine - Q1 2018 - 21

IEEE Circuits and Systems Magazine - Q1 2018 - 22

IEEE Circuits and Systems Magazine - Q1 2018 - 23

IEEE Circuits and Systems Magazine - Q1 2018 - 24

IEEE Circuits and Systems Magazine - Q1 2018 - 25

IEEE Circuits and Systems Magazine - Q1 2018 - 26

IEEE Circuits and Systems Magazine - Q1 2018 - 27

IEEE Circuits and Systems Magazine - Q1 2018 - 28

IEEE Circuits and Systems Magazine - Q1 2018 - 29

IEEE Circuits and Systems Magazine - Q1 2018 - 30

IEEE Circuits and Systems Magazine - Q1 2018 - 31

IEEE Circuits and Systems Magazine - Q1 2018 - 32

IEEE Circuits and Systems Magazine - Q1 2018 - 33

IEEE Circuits and Systems Magazine - Q1 2018 - 34

IEEE Circuits and Systems Magazine - Q1 2018 - 35

IEEE Circuits and Systems Magazine - Q1 2018 - 36

IEEE Circuits and Systems Magazine - Q1 2018 - 37

IEEE Circuits and Systems Magazine - Q1 2018 - 38

IEEE Circuits and Systems Magazine - Q1 2018 - 39

IEEE Circuits and Systems Magazine - Q1 2018 - 40

IEEE Circuits and Systems Magazine - Q1 2018 - 41

IEEE Circuits and Systems Magazine - Q1 2018 - 42

IEEE Circuits and Systems Magazine - Q1 2018 - 43

IEEE Circuits and Systems Magazine - Q1 2018 - 44

IEEE Circuits and Systems Magazine - Q1 2018 - Cover3

IEEE Circuits and Systems Magazine - Q1 2018 - Cover4

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q3

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q2

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2023Q1

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q4

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q3

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q2

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2022Q1

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021Q4

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q3

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q2

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2021q1

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q4

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q3

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q2

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2020q1

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q4

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q3

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q2

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2019q1

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q4

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q3

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q2

https://www.nxtbook.com/nxtbooks/ieee/circuitsandsystems_2018q1

https://www.nxtbookmedia.com