Systems, Man & Cybernetics - January 2016 - 30

dc Voltage
- +

PMSM

dc Motor
(Load)

M

M

DSP
Drive
Current Signals
Rotor Rotation Speed and Position

Data Acquisition
PICDPSO-M
Algorithm and
PMSM Model

File.dat
Shared Memory

Parallelization

Multicore
Architecture

Figure 4. a PICDPSO-m-based PmSm parameter identification system using multicore architecture.

where r 1 and r 2 are randomly on (0, 1), where P r(d)
defines which is the rth subpopulation's gBest particle
corresponding dimension, gBestPr(d) represents the dimenasion of the gBest of Pr and r is randomly selected in
each iteration. Cauchy is a density distribution function
with a higher probability of longer jumps feature [16].
Parameter Estimation Experiments
Algorithm Parameter Settings and Parallelization
How can the proposed method be tested to determine
whether or not it can estimate machine parameters

accurately? A PMSM parameter identification system
was built for our experiment, as shown in Figure 4 and
Table 1. A PMSM prototype, a DSP-based vector control
system, and a multicore computer with Visual Studio
2010 software installed were used as the experimental
equipment. Figure 5 shows that the memorized data
from the electric signal is calculated iteratively by the
proposed PICDPSO-M until the preset termination condition is met. For comparison, the identification of the
parameter for the PMSM is also determined by using
existing advanced hybrid PSOs like hybrid PSO with a
mutation (HPSOM) [17], hybrid PSO with a genetic

Table 1. Design parameters and
specifications of PMSM.

PICDPSO-M

Rated speed (r/min)

400

Rated current (A)

4

DC link voltage (V)

36

Nominal terminal wire resistance (Ω)

0.043

Nominal self inductance (mH)

2.91

Nominal mutual inductance (mH)

−0.330

Nominal d-axis inductance (mH)

3.24

Nominal q-axis inductance (mH)

3.24

Nominal amplitude of flux induced by
magnets (mWb)

77.6

Number of pole pairs

5

Nominal phase resistance (Ω; T = 25°C)

0.330

Inertia (kg × m2)

0.8 × 10-5

Shared-Memory-Based Multicore
CPU Using OpenMP
CPU Serial
Execution Region
Task Assign
Main Thread
Fork
Parallel
Execution Region

Threads
Join

Serial Region

Main Thread
Next Step

Figure 5. the PICDPSO-m running on a multicore CPU

using OpenmP architecture.

30

IEEE SyStEmS, man, & CybErnEtICS magazInE Janu ar y 2016



Table of Contents for the Digital Edition of Systems, Man & Cybernetics - January 2016

Systems, Man & Cybernetics - January 2016 - Cover1
Systems, Man & Cybernetics - January 2016 - Cover2
Systems, Man & Cybernetics - January 2016 - 1
Systems, Man & Cybernetics - January 2016 - 2
Systems, Man & Cybernetics - January 2016 - 3
Systems, Man & Cybernetics - January 2016 - 4
Systems, Man & Cybernetics - January 2016 - 5
Systems, Man & Cybernetics - January 2016 - 6
Systems, Man & Cybernetics - January 2016 - 7
Systems, Man & Cybernetics - January 2016 - 8
Systems, Man & Cybernetics - January 2016 - 9
Systems, Man & Cybernetics - January 2016 - 10
Systems, Man & Cybernetics - January 2016 - 11
Systems, Man & Cybernetics - January 2016 - 12
Systems, Man & Cybernetics - January 2016 - 13
Systems, Man & Cybernetics - January 2016 - 14
Systems, Man & Cybernetics - January 2016 - 15
Systems, Man & Cybernetics - January 2016 - 16
Systems, Man & Cybernetics - January 2016 - 17
Systems, Man & Cybernetics - January 2016 - 18
Systems, Man & Cybernetics - January 2016 - 19
Systems, Man & Cybernetics - January 2016 - 20
Systems, Man & Cybernetics - January 2016 - 21
Systems, Man & Cybernetics - January 2016 - 22
Systems, Man & Cybernetics - January 2016 - 23
Systems, Man & Cybernetics - January 2016 - 24
Systems, Man & Cybernetics - January 2016 - 25
Systems, Man & Cybernetics - January 2016 - 26
Systems, Man & Cybernetics - January 2016 - 27
Systems, Man & Cybernetics - January 2016 - 28
Systems, Man & Cybernetics - January 2016 - 29
Systems, Man & Cybernetics - January 2016 - 30
Systems, Man & Cybernetics - January 2016 - 31
Systems, Man & Cybernetics - January 2016 - 32
Systems, Man & Cybernetics - January 2016 - 33
Systems, Man & Cybernetics - January 2016 - 34
Systems, Man & Cybernetics - January 2016 - 35
Systems, Man & Cybernetics - January 2016 - 36
Systems, Man & Cybernetics - January 2016 - 37
Systems, Man & Cybernetics - January 2016 - 38
Systems, Man & Cybernetics - January 2016 - 39
Systems, Man & Cybernetics - January 2016 - 40
Systems, Man & Cybernetics - January 2016 - 41
Systems, Man & Cybernetics - January 2016 - 42
Systems, Man & Cybernetics - January 2016 - 43
Systems, Man & Cybernetics - January 2016 - 44
Systems, Man & Cybernetics - January 2016 - Cover3
Systems, Man & Cybernetics - January 2016 - Cover4
https://www.nxtbook.com/nxtbooks/ieee/smc_202110
https://www.nxtbook.com/nxtbooks/ieee/smc_202107
https://www.nxtbook.com/nxtbooks/ieee/smc_202104
https://www.nxtbook.com/nxtbooks/ieee/smc_202101
https://www.nxtbook.com/nxtbooks/ieee/smc_202010
https://www.nxtbook.com/nxtbooks/ieee/smc_202007
https://www.nxtbook.com/nxtbooks/ieee/smc_202004
https://www.nxtbook.com/nxtbooks/ieee/smc_202001
https://www.nxtbook.com/nxtbooks/ieee/smc_201910
https://www.nxtbook.com/nxtbooks/ieee/smc_201907
https://www.nxtbook.com/nxtbooks/ieee/smc_201904
https://www.nxtbook.com/nxtbooks/ieee/smc_201901
https://www.nxtbook.com/nxtbooks/ieee/smc_201810
https://www.nxtbook.com/nxtbooks/ieee/smc_201807
https://www.nxtbook.com/nxtbooks/ieee/smc_201804
https://www.nxtbook.com/nxtbooks/ieee/smc_201801
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_1017
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0717
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0417
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0117
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_1016
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0716
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0416
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0116
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_1015
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0715
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0415
https://www.nxtbook.com/nxtbooks/ieee/systems_man_cybernetics_0115
https://www.nxtbookmedia.com